VLSI Physical Design
Home
(Move to ...)
Home
About Us
Floor Planning
Power planning
Placement
Clock Tree Synthesis (CTS)
Routing
Physical Verification
Static Timing Analysis (STA)
Signal Integrity
Linux Basics
CMOS Fundamental
Low Power Design
Physical Design Course for Beginners
Interview Questions
Careers in VLSI
DFT Concepts
▼
Thursday, 29 October 2015
Glue Logic
›
Glue logic means non-regular logic, normally a group of gates working asynchronous in static decisions. Regular logic like memory cells is...
1 comment:
‹
›
Home
View web version