VLSI Physical Design
Home
(Move to ...)
Home
About Us
Floor Planning
Power planning
Placement
Clock Tree Synthesis (CTS)
Routing
Physical Verification
Static Timing Analysis (STA)
Signal Integrity
Linux Basics
CMOS Fundamental
Low Power Design
Physical Design Course for Beginners
Interview Questions
Careers in VLSI
DFT Concepts
▼
Tuesday, 24 November 2015
Project Challenges
›
Below are few Challenges you may face during your project execution time -It may be power planning- because you found more IR drop -It...
‹
›
Home
View web version