VLSI Physical Design
Home
Home
About Us
Floor Planning
Power planning
Placement
Clock Tree Synthesis (CTS)
Routing
Physical Verification
Static Timing Analysis (STA)
Signal Integrity
Linux Basics
CMOS Fundamental
Low Power Design
Physical Design Course for Beginners
Interview Questions
Careers in VLSI
Thursday, 10 December 2015
Transition Time
Transition delay or slew is defined as the time taken by signal to rise from 10 %( 20%) to the 90 %( 80%) of its maximum value. This is known as “rise time”.
No comments:
Post a comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a comment