Thursday, 6 August 2015

About this blog

Introduction:-


This Blog is maintained by the people who have real time experience in the field of physical design from RTL to GDSII in the technologies node of 90nm, 65 nm, 45nm, 40nm, 28nm and less.


Agenda of this Blog


1. To make familiar with physical design terminology to the Beginners in this field
2. To discuss day to day challenges in real time work in the field of physical design.
3. It will be helpful for the person who is trying to switch there domain to physical design.
4. To make college/university student familiar with real time environment in Physical Design.
5. To make this blog as single reference point for all kind of query in the field of physical           design


Feedback and Suggestion

Please do comment if topic of your choice related to Physical Design is missing in this blog, your continuous feedback will help us to make this blog better and a single source for your all physical design query.

If you want to give any suggestion or feedback about this blog please email us on our mail vlsijunction@gmail.com 

For latest updates on this blog you can join this site or you can also  follow us on google +



Now you can access this blog through our Website www.vlsijunction.com

Our Android user can download our app from http://app.appsgeyser.com/VLSI%20Physical%20Design%20For%20Begineers

For any suggestion or query mail us to :-  vlsijunction@gmail.com 

Please like us our Page on facebook

https://www.facebook.com/VLSI-Junction-368297606874850/?fref=ts




3 comments:

  1. "Your stuff is great and your concepts is so good.Thanks for your valuable information.For more information http://livewireind.com
    "

    ReplyDelete
  2. Such a great Post !! Thanks for sharing !! http://www.cetpainfotech.com/technology/vlsi-training

    ReplyDelete
  3. ONLINE TRAINING VLSI INTERVIEW

    CRASH COURSE



    CRACK

    INTEL,MICROSEMI,BROADCOM,INFINERA,SANDISK,IB

    M AND OTHER SEMICONDUCTOR GIANTS !





    COURSE AGENDA



    DIGITAL LOGIC DESIGN

    VERILOG

    FPGA SYNTHESIS

    TIMING ANALYSIS

    TCL FOR VIVADO

    LINUX,SHELL SCRIPTING

    vlsiinterviewscrack.blogspot.in



    Available @

    Please register icdesigntraining@gmail.com

    ReplyDelete