Sunday, 12 February 2017

Job Description: Senior ASIC Design Engineer (Physical Design)

In this position, the individual will be responsible for driving Place-And-Route flow for Low Power Designs from netlist to GDS. Responsibilities will include complete ownership of sub chip PnR environment, clock tree design and driving Place-And-Route flow for full chip convergence and timing closer.
This position requires a Master’s Degree in Electrical Engineering or Computer Science with a minimum of 4 to 7 years of hands on experience in sub chip Place-And-Route flow with emphasis on 28nm and low power designs. Proficiency in SoC Encounter / Innovus / ICC / ICC II and experience in PERL/TCL/Shell scripting is a must.  
The individual must have hands on experience with multiple low power hierarchical and flat ASICs at 28 nm and below nodes. Having exposure to Physical Verification flow for DRC and LVS closure for blocks is preferred. Ability to work with minimal supervision and drive to exceed expectations is a must.  Good verbal and written communication skills are required.

Details required:
Total Experience:
Relevant Experience:
Current CTC (Fixed & Variable):
Expected CTC:
 Notice Period:
Any offers in hand:
Job Location: Noida, Bangalore
Have you applied for this company past 6 months:
Looking forward to be of assistance to you.
Kindly revert back with your interest and Updated CV @vlsijunction@gmail.com

No comments:

Post a comment