VLSI Physical Design
Home
Home
About Us
Floor Planning
Power planning
Placement
Clock Tree Synthesis (CTS)
Routing
Physical Verification
Static Timing Analysis (STA)
Signal Integrity
Linux Basics
CMOS Fundamental
Low Power Design
Physical Design Course for Beginners
Interview Questions
Careers in VLSI
Sunday 11 October 2015
Input To STA Tools
Majorly Tool used
Prime Time (From Synopsys)
Input Required for STA
1. Netlist
2. .lib for standard cells
3. .lib for hard macros
4. SPEF/SDF files
5. Constraints files (.sdc)
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment